PTO/SB/05 (2/98) (modified)
Approved for use through 9/30/2000, OMB 0651-0032
Patent and Trademark Office: U.S DEPARTMENT OF COMMERCE

′\	
1	
, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	

NEW UTILITY
PATENT APPLICATION
TRANSMITTAL

(only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket Number	3157
First Named Inventor	Dong-Ying Kuo
Total Pages in this Submission	33
Express Mail Lahel No.	E14007050700110

	ADD	LICATION EL ENCE	ITO		T	400014	D A NIX/IN	IO A BBI I	OATIC	NI DADTO		
	APP	LICATION ELEMEN	415		ļ	ACCOM	PANYIN	IG APPLI	CATIC	ON PARTS		
1 🗸		mittal Form (ın duplicate)		6	☐ Assign	nment & F	PTO-1595				
	✓	Check Enclosed			7.			of Priority Do	cument	(s)		
2 ✓	Specificati	on				(if fC	oreign prior	rty is claimed)				
_		rangement set forth below) Title of the Invention			8.	☐ Inform	ation Disc	closure State	ement &	PTO-1449		
		erence(s) to Related Cas	e(s)				П	£1DC (O:4 - 4: /	->		
		Regarding Fed sponsore)			— Со	pies of IDS (Jitation	S)		
=	•	d of the Invention			9.	Prelim	nnary Am	endment				
-		nary of the Invention ription of the Drawing(s)			,,		•					
-	Detailed D				10.	Small Entit	ty Statem	ent				
	Claim or C						New Stat	tement enclo	head			
	Abstract of	the Disclosure					New Glai	terrient encic	/seu			
3. 🔽	Drawing(s) (when necessary per 3	S USC	113)				nt filed in prid nd desired	or applic	ation Status still		
4. Oa	th or Declara	tion			11	Retur	n Postcar	rd				
а	☑ New De	eclaration			12							
		Executed			13							
b.	Conv.fr	om a prior application (3	7 CED 1	63(4))		-						
U.		ation/divisional with Box 17 c			14							
			• •		15.	\Box						
		LETION OF INVENTOR		05(0)	'	ᆜ						
		ed statement attached delet ed in the prior application, se			16							
	1 63	(d)(2) and 1 33(b)										
5.	Incorporat	on by Reference (useab	le if Rox	4h is		ADI	DRESS	TO.				
che		entire disclosure of the p										
		py of the oath or declara			Assistant Commissioner for Patents							
		s considered as being pa nying application and is l			Box Patent Application Washington, D.C. 20231							
	reference the		leteby it	icorporateu		٧	vasningu	on, D.C. 20	231			
17. If a	CONTINUIN	G APPLICATION, check	appropna	te box and su	pply the	requisite infoi	rmation bei	low and in a pi	reliminary	amendment		
	Continuation	n Divisional D	Continua	ation-in-part	(CIP)	of prior ap	plication	No/				
Prior	r application							p/Art Unit				
			8. COF	RESPON	DENC	ADDRES	SS					
NAME		Sanjay Prasad Fenwick & West Ll	_P									
ADDRE	SS	Two Palo Alto Squ	are						•••			
CITY		Palo Alto			STATE	CA		ZIP	CODE	94306		
COUNT	RY	U.S.A.	TEI	EPHONE	(650)	858-729)1	FAX	(650)	494-1417		
Name (F	Print/Type)	Sanjay Prasad				Registrati	ion No. (A	ttorney/Agent))	36,247		
Signatui	re	Sul						Date	4/9/	198		
	-		/						· · ·	<u> </u>		

PTO/SB/17 (6-95)(modified) Approved for use through 11/30/96, OMB 0651-0032

Ū
ij
70.0
Ü
ĭ.j
£;
100
Ü

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE 0002/PTO(modified) U.S. Department of Commerce Complete if Known														
,	odified)		•						•					
Rev 10/95		Pater	nt and Trademark	Office	<u> </u>	ation Nur	nber		Yet Known					
					Filing			April 9,	·					
	FEE TRA	ANSM	IITTAL		First N	lamed Inv	ventor	Dong-Y	Ying Kuo					
					Group	Art Unit		Not Yet	et Known					
то	TAL AMOU	JNT OF	PAYMENT		Exam	ner Name	е	Not Yet	Known					
_	Subtotal (2) + Sub		(\$)790.00	***************************************	Attorn	ey Docke	t Numbe	r 3157						
					FEE CALCULATION (continued)									
N N	ETHOD OF	PAYME	ENT			F	EE CAL	CULATION	l (contin	ued)				
1. The Comr	missioner is l	nereby a	uthorized to:			AL FEES								
Cha	rge the indicated	t fees to th	ne helow	Large E		Small Entity ee Code/Fe		Description			Fee Due			
	itioned deposit a		ie below	1 66 0000	:// ec 1	ee Coden e	0 1000	ocsonption						
o				105/\$1	130	205/ \$65	Surch	arge - late filing	g fee or oath	ח				
	rge any addition		ny over payments	127/\$	50	227/ \$25	Surch	arge-late provis	sional filing	fee or cover sheet				
	e below mention			-					•					
Cho	rae the leave Fe	o oot in 27	7 CED 1 19 at the	147/ \$2 ,	520	147/ \$2,520	For file	ing a request fo	or reexamin	ation	L			
	ing of the Notice		7 CFR 1 18 at the ince.	115/\$1	110	215/ \$55	Extens	sion for respon	se within fir	st month*				
37 C	37 CFR 1 311(b) to the below mentioned			,				•		_				
depo	osit account			116/\$4	100	216/ \$200	Exten	sion for respon	se within se	econd month				
Deposit Acco	unt Number: 19	9-2555		117/\$9	950	217/ \$475	Extens	sion for respon	se within th	ird month ^t				
Deposit Accor	unt Name: FEI	NWICK &	WEST LLP	118/ \$1 .	£10	218/ \$755	Evtos	sion for respon	ea within fo	with month!				
A Duplicate C	opy of this auth	orization	is attached	110/51	,510	210/3/33	LAIGH	Sion for respon	Se WILLIAN IO	artir month	<u> </u>			
				128/ \$2	,060	228/ \$1,030) Extens	sion for respon	se within fif	th month [†]				
	yment Enclos X] Check [sea:		119/\$3	310	219/ \$155	Notice	e of Appeal						
	, , o , o , o , ,			110.4			***************************************							
FEE CAL	CULATION	(fees effe	ective 10/01/97)	141/\$1	,320	241/\$660	Petitio	on to revive uni	ntentionally	abandoned				
1. FILING F		<u> </u>		1			applic	ation						
Large Entity	Small Entity	Fee		143/64	220	242/\$660	Litable	Jesus Ess (Or	Poissus)					
Fee Code/Fee	Fee Code/Fee	Descrip	otton Due	142/\$1	,320	242/\$000	Othity	Issue Fee (Or	reissue)					
101/ \$790	201/ \$395	Utility F	iling 790	143/\$4	450	243/ \$225	Desig	n Issue Fee						
106/ \$330	206/ \$165	Design f	Filing	122/\$	130	122/ \$130	Petitio	ons to the Com	missioner					
108/\$790	208/\$395	Reiss		123/\$	50	123/ \$50	Petitio	ons related to p	rovisional a	pplications				
		Filing	9	126/\$	240	126/ \$240	Subm	nission of Inform	nation Disc	losure Statement				
114/\$150	214/ \$75	Provision		E04/#	40	601/ \$40	Boss	rdina oceh nata	nt accianm	ant par propagi				
		Filin	9 [581/\$	40	581/ \$40		rding each pate s number of pro						
	SUBTOTA	AL (1)	(\$)790											
0.014110				146/\$	790	246/ \$395		Filing a submission after final rejection						
2. CLAIMS				1			(37 0	FR 1 129(a))						
Large Entity	Small Entity			149/\$	790	249/ \$395		ach additional ii	nvention to	be examined				
Fee Code/Fee	Fee Code/Fee	Fee Des	scription				(37 C	FR 1 129(b))						
103/ \$22	203/\$11	Claims	n excess of 20		.		,							
102/ \$82	202/\$41	Indepen	ident claims	1	Other to	ee (specify))							
102,402	202,44.	in exces			Other fe	ee (specify))							
404/0070	004/8405	A 4 14 1	da						CHD	TOTAL (2) (6)				
104/ \$270	204/ \$135	wuitipie	dependent claim						208	TOTAL (3) (\$)	.00			
109/\$82	209/ \$41	Raiseiro	: independent	L	(Col. 1	1)	(0,	ol 2)	(Col 3)					
155,462	200/ 4-7 1		over original patent		No of		Hi	ghest No		[Fee			
110/\$22	210/ \$11	Reissile	claims in excess	For	Existing		[F	Previously Paid For	Extra**	Fee	Due			
110.022	210,011		id over original	TOTAL	20	minus*	20 or	=	0	x 22 =	0			
		patent	-	INDEP	2	minus*	3 or	=	0	x 82 =	0			
				[]	First pres	sentation of	f multiple c	dependent clain	n	=				
				• • •			han : (5 :		0115	TOTAL (0) CA) 00			
1			_			reater num: e hetween				STOTAL (2) (\$).00			
SUBMITTED	DV		-	",	311010110		301 T and	2 001 2 10 1000		e (if applicable)				
Typed or Print		niov Do	asad //	/					Reg Nun					
Typed of Fillit	Cu Hairie 38	anjay Pra	asau/						ived intil	30,247				
Signature	_	\Rightarrow	/_//						Date	4/9/98				
i i		asi	/ V /							11118				

¹ Request for Extension of Time pg/37 CFR 1 136 (a)(3) made hereby 18235/03157/1423

Rev 04/09/98

15

20

5

10

Non-Stalled Requesting Texture Cache System and Method

Inventors:

Dong-Ying Kuo
Zhou Hong
Randy Zhao
Roger Niu
Poornachandra Rao
Lin Chen
Jeremy Alves

BACKGROUND OF THE INVENTION

Field of the Invention

This invention generally relates to the field of computer graphics systems and more particularly to the generation and processing of textures in computerized graphical images.

Description of Related Art

To achieve realism in a three-dimensional pixel-based computer-generated graphic image, realistic surface shading must be added to the graphic image in order to simulate real-world surface features such as surface texture. A conventional manner for generating such surface characteristics is texture mapping.

Texture mapping is a relatively efficient technique for creating the appearance of a complex image without the tedium and excessive computational costs of having to directly render three-dimensional details on the surface of a three-dimensional graphic image. In particular, a source (texture) image, which is comprised of individual elements (texels), is

5

mapped through pixel composition onto the three-dimensional graphic image. For example, to generate a graphic image of an oak table, first the structure of the chair is created. Second, a texture image of oak wood is mapped over the structural surface of the chair. To correctly integrate this oak texture image onto the chair, a predefined number of texels are interpolated to generate each pixel of the surface of the chair.

As is well known in the art, two of the more common texture mapping techniques to effectively interpolate pixels from a texture image are bi-linear filtering and tri-linear filtering. In bi-linear filtering, four texels are used to interpolate each pixel of the graphic image. In tri-linear filtering, eight texels are used to interpolate each pixel of the graphic image.

To avoid potentially overwhelming bandwidth requirements, which are attributable to the use of these texture mapping techniques, mip (*multum in parvo*) mapping often is used to compress the texture image into texture maps of different 'd' levels of resolution. During the scan conversion phase of rasterization, each of these mip maps of the texture map is precomputed with a specific 'd' level of detail and is separately stored. Depending upon the level of detail of the pixel-based graphic image, a specific 'd' level of the texture map is retrieved for texture filtering. For example, if the graphic image is displayed as a smaller image in the background of a computer-generated graphical scene, the level of detail is low, thereby allowing a lower resolution (e.g., d=4) texture map to be used. With less texels needed for the texture filtering, the lower resolution texture map results in lower system bandwidth requirements.

Alternatively, if the graphic image is displayed as a full-size image in the foreground of a graphic scene, a higher resolution texture map surface (e.g., d=0) is used, thereby raising the overall system bandwidth requirements.

5

Unfortunately, as discussed in "Hardware Accelerated Rendering of Anti-aliasing Using a Modified A-Buffer Algorithm," Computer Graphics, 307-316, (Siggraph '97 Proceedings), which is incorporated by reference herein, in a real-time environment, where several tens of millions of pixels must be generated every second by these complex texture mapping techniques, high computational demands and tremendous bandwidths for a texture mapping system are unavoidable. For example, with a primary goal of the texture mapping system achieving an average pixel composition rate of one pixel per clock cycle, without the use of caching, one memory block (e.g. four 32-bit texels in a 2 X 2 matrix configuration) must be retrieved every clock cycle. Based upon a clock frequency of approximately 100 MHz, the corresponding bandwidth requirements for achieving such an ideal data transfer rate is approximately 1600 Mbytes per second (MBps).

Due to the ever increasing user expectations of realism in computer generated graphics as well as the demand for economical texture mapping systems, achieving such ideal data transfer rates at an economical price is often elusive. For example, commercially available systems are available that integrate a texture mapping system together with a parallel DRAM memory module sub-system design. Even though such systems offer high data transfer rates, they are economically impractical to the average consumer due to the high price of such designs.

A more inexpensive implementation of the texture mapping system design is integration of the texture mapping system into a graphic accelerator card, which interfaces through an advanced graphics port / peripheral component interconnect (AGP/PCI) interface with a relatively inexpensive general purpose, personal computer. This implementation, however, is confronted with at least two significant performance limitations.

5

First, due to the AGP/PCI interface only having a bandwidth of approximately 512 MBps, the ability of the texture mapping system to achieve data rates of 1600 MBps is severely curtailed. In particular, such a bandwidth bottleneck results in a relatively significant latency between the system requesting a plurality of texels (memory block) from the memory module and the system receiving back the requested memory block. Second, by issuing these memory block requests in the order that the pixel identifiers are generated by the scan module, the texture mapping system often must page-switch DRAM pages within the memory module to obtain the necessary memory blocks, thereby injecting additional latency into the overall texture mapping system.

To address such performance issues, cost-sensitive texture mapping systems employ a cache module, which is internally located within the system to attempt to minimize the limitations of the AGP/PCI. By retrieving memory blocks prior to needing any of the texels contained within the memory block, the latency attributable to retrieving these texels through the AGP/PCI interface is reduced.

The performance advantages of this local cache design, however, are dependent upon the success ('hit') rate of storing the needed memory blocks within the cache module. For example, when rendering certain shapes (such as long, narrow triangles) as texture primitives, poor memory block locality issues can emerge. Due to cost constraints that require the cache module to be of a limited storage size, the memory block stored within the cache module, which is associated with the beginning of the scan conversion, is no longer locally stored within the cache module by the time the end of a scan conversion span is reached. This situation results in not only an increase in the failure (miss) rate to locate a specific memory block within the cache module, but also in an increase in the need to excessively swap memory blocks into and out of

5

the cache module. To minimize this locality problem, texture mapping systems require accurate synchronization between the memory module and the cache module without dramatically increasing the cost of the system.

What is needed is a texture mapping system and method, which can effectively address the issues of transmitting as many texel requests as early as possible, synchronizing the processing of texel requests and the corresponding texels and avoiding bandwidth limitations in a cost-effective manner.

SUMMARY OF THE INVENTION

In accordance with the system and method of the present invention, an accelerated caching system is invented to increase the operation concurrency between a cache module and a memory module based upon efficient synchronization of a first in, first out scheme. The caching system may comprise a scan module, a memory module, a texture cache module, a texture filter module and a pixel processing unit.

The scan module generates pixel identifiers corresponding to both specific pixels in a three-dimensional graphic image and memory blocks of texels within the memory module. The texture cache module strips each of these pixel identifiers into its corresponding memory block (MB) identifier and texel identifier subcomponents. Based upon a first in, first out scheme, the texture cache module utilizes each MB identifier to determine whether a memory block corresponding to the MB identifier has already been locally stored within the cache module. If the memory block is already locally cached, the texture cache module synchronizes the transmission of the texels within the memory block to the texture filter module. If the memory block is not already locally cached within the texture cache module, the texture cache module

5

18235/03157/72

20

5

retrieves the needed memory block from the memory module and stores the memory block in a specific location within the texture cache module. When these texels are needed for pixel composition, the texture cache module transmits the texels to the texture filter module.

This system and method ensures that a high performance and cost effective first in, first out caching scheme is achieved by increasing the operation concurrency between the cache module and the memory module through efficient synchronization.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a high level illustration of a preferred embodiment of the texture mapping system of the preferred embodiment of the present invention.

Figure 2 is a detailed illustration of the texture cache module of the preferred embodiment.

Figure 3 is a detailed illustration of the address module of the preferred embodiment.

Figure 4 is an illustration of the controller module of the preferred embodiment.

Figure 5 is an illustration of the translation of the memory block storage scheme to the cache block storage scheme in the preferred embodiment.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

A preferred embodiment of the present invention is now described with reference to figures where like reference numbers indicate identical or functionally similar elements and the left most digit of each reference number corresponds to the figure in which the reference number is first used.

5

Figure 1 is an overview of the system of the preferred embodiment of the present invention for improving the performance of caching texels for pixel composition. The system 100 includes a memory module 140, a scan module 160, a texture cache module (TCM) 130, a texture filter module (TFM) 180 and a pixel processing unit (PPU) 190. In this embodiment, the memory module 140 is comprised of dynamic random access memory (DRAM), which stores each 4 X 4 matrix of texels in one of a plurality of memory blocks.

The scan module 160 coupled to the TCM 130 transmits a plurality of pixel identifiers 510 (shown in Figure 5) to the TCM 130. The TCM 130 utilizes each of these pixel identifiers 510 to ensure that a memory block corresponding to the pixel identifier 510 has been retrieved from the memory module 140 and locally cached within the TCM 130. Once the memory blocks are locally cached, each texel within the memory block corresponding to the pixel identifier 510 is transmitted to the TFM 180. The TFM 180 filters the received texels into resultant texels, which then are transmitted to the PPU 190 for pixel composition

Figure 2 is a more detailed illustration of the TCM 130 of the preferred embodiment of the present invention. The TCM 130 comprises a cache module 220, a data formatter 255, a retrieval buffer 260, a request buffer 250, an address module 210, a buffer module 240, and a controller module 290.

The cache module 220, which in this embodiment is comprised of SRAM having a 4 way - 4 set association, locally stores a subset of the memory blocks stored within the memory module 140. As is illustrated in figure 5, such an association results in the cache module 220 becoming organizationally divided into four ways (e.g., ways 0-3) with each way having four quadrants (sets). Each set having a unique cache block address (e.g., a number between 0 and 15) represents a 4 x 4 matrix of texels (cache block).

18235/03157/72

5

The address module 210, which is coupled to the scan module 160 and the cache module 220, receives from the scan module 160 a pixel identifier 510 (u.u_f, v.v_f, d.d_f), which includes an integer portion (u._, v._, d._) and a fractional portion (_.u_f, _.v_f, _.d_f), for each scanned pixel. From the integer portion of each pixel identifier 510, the address module 210 generates a memory block (MB) identifier and a texel identifier 520. The address module 210 utilizes the MB identifier 530 to identify a memory block within the memory module 140. The address module 210 utilizes the texel identifier 520 to locate a specific texel within that memory block. The address module 210 relies upon the fractional portion of the pixel identifier 510 as an interpolation factor for linearly interpolating the texels corresponding to the texel identifier 520 for pixel composition.

Figure 5, in conjunction with figure 2, better illustrates the use of each of these identifiers in the preferred embodiment. For bi-linear filtering, the scan module 160 generates four, 11 bit [10:0] pixel identifiers 510 for every pixel of the three-dimensional graphic image. The address module 210 strips each integer portion of the pixel identifier 510 into a 9 bit MB identifier 530 and a 2 bit texel identifier 520. The MB identifier 530, which represents a 4 X 4 texel memory block within the memory module 140, is the highest 8 bits [10:2] of the integer portion. The texel identifier 520, which represents an orthogonal coordinate for a texel within this memory block, is the lower 2 bits [1:0] of the integer portion.

The address module 210 utilizes the MB identifier 530 to determine whether the memory block corresponding to the MB identifier 530 already has been locally stored within a cache block of the cache module 220. If the address module 210 determines that the memory block is already locally cached at a specific cache block address (hit), the address module 210 generates and transmits a transmit tag signal to the buffer module 240. The transmit tag signal includes the

5

cache block address, the texel identifier 520, the interpolation factors and a hit marker. The TCM 130 relies upon the hit marker to identify transmit tag signals corresponding to memory blocks, which are already locally cached within the cache module 220.

initiates a request for retrieval of the memory block from the memory module 140 by transmitting a retrieval signal to the request buffer 250, which operates as a FIFO queue. In this embodiment, the request buffer 250 can receive up to 4 retrieval signals at the same time. The retrieval signal includes the MB identifier 530 and a linear memory module address. Since the retrieval signal cannot be transmitted to the memory module 140 any faster than the AGP/PCI interface (not shown) will allow, the request buffer 250 continuously transmits the retrieval signals to the memory module 140 in the order the corresponding pixel identifiers 510 were received by the address module 210. The AGP/PCI interface, however, limits the transmission rate of the request buffer 250 to an approximate maximum rate of 512 MBps.

The memory module 140 responds to the receipt of the retrieval signals by transmitting the memory block, which corresponds to the MB identifier 530, back to the TCM 130. However, due to cost constraints, which limit the storage capacity of the cache module 220 to a finite size, not all memory blocks retrieved from the memory module 140 can be immediately stored within the cache module 220. Instead, until the cache block associated with the memory block is available to store the memory block, the retrieval buffer 260, which also operates as a FIFO queue, temporarily stores the received memory blocks in the order received. In this embodiment, the retrieval buffer 260 receives the 256-bit memory block within 2 clock cycles of a system clock.

18235/03157/72

5

In addition to transmitting the retrieval signal to the request buffer 250, the address module 210 also generates and transmits a retrieval tag signal and a transmit tag signal to the buffer module 240. The retrieval tag signal includes a tag reference counter value, which will be discussed with regard to figure 3, and a cache block address, which designates a specific cache block within the cache module 220 where the retrieved memory block corresponding to the MB identifier 530 will be stored. The address module 210 determines the specific cache block address for each retrieval tag signal by relying upon a least recently used (LRU) algorithm. The transmit tag signal includes the cache block address, the texel identifer, interpolation factors and a miss marker.

The controller module 290 relies upon the retrieval tag signals in the buffer module 240 to control the transmission of the memory blocks from the retrieval buffer 260 to the cache block associated with the memory block. As will be discussed in more detail with regard to figure 4, when the controller module 290 determines that the cache block is available for the associated memory block at the top of the retrieval buffer 260, the controller module 290 triggers the transmission of the memory block to the data formatter 255. The data formatter 255 transforms this memory block from its original format into a cache module format, which in this embodiment is a conventional ARGB format. The data formatter 255 then transmits each of these reformatted memory blocks to the cache module 220 where the memory blocks are stored in their associated cache blocks.

The controller module 290 relies upon the interpolation information isolated by the address module 210 to determine when to trigger the transmission to the TFM 180 of each texel associated with each transmit tag signal from the cache module 220. Since a filtering technique, such as bi-linear filtering, requires more than one texel to perform pixel composition and there is

18235/03157/72

5

the possibility that each of these texels may be located in a different cache block due to the 4 way
- 4 set organization of the cache module 220, up to four transmit tag signals must be transmitted
to the cache module 220 for every composition of a pixel.

Figure 3 is a more detailed illustration of the address module 210 and the buffer module 240. The address module 210 includes an address controller 310, a tag module 320, and a tag reference counter (TRC) 330. The buffer module 240 comprises a cache buffer 335 and a transmit buffer 345. Each buffer 335 and 345 can receive up to 4 tag signals at the same time. The tag module, which is coupled to the address controller 310, stores associations between each cache block address and the MB identifier 530 corresponding to the memory block stored within that cache block. In this embodiment, the tag module 320 is a table, which is edited by the address controller 310.

The address controller 310 is coupled to the request buffer 250, the tag module 320, the TRC 330, the cache buffer 335, the transmit buffer 345 and the scan module 160. In this preferred embodiment, the address controller 310 is a state machine, which either is a software program executed by a central processing unit (CPU) (not shown) of an Intel-based personal computer, or alternatively is comprised of hardware organized to implement a state machine. Upon receipt of the pixel identifiers 510 from the scan module 160, the address controller 310 compares the MB identifier 530 portion of each pixel identifier 510 with the MB identifiers 530 stored within the tag module 320. The TRC 330 records the consecutive number of times the address controller 310 achieves a match (hit) between these two MB identifiers 530. In this embodiment, the TRC 330 is an 8-bit counter, which initially is set to 0.

If the address controller 310 matches a received MB identifier 530 with an MB identifier 530 stored within the tag module 320, the address controller 310 generates the before-mentioned

5

transmit tag signal containing the hit marker, the texel identifier 520, corresponding to the MB identifier 530, and the cache block address, associated with the MB identifier 530. The address controller 310 also increments the TRC 330 by a value of 1.

If the address controller 310 is unable to match a received MB identifier 530 with one of the MB identifiers 530 stored within the tag module 320, the address controller 310 generates a retrieval tag signal, which includes the MB identifier 530 and a linear memory module address. In addition, a transmit tag signal and a retrieval tag signal are generated and transmitted to the buffer module 240. The retrieval tag signal includes the current TRC value and a cache block address, which, as previously discussed, is associated by the address controller 310 with the unmatched MB identifier 530 through the use of the LRU algorithm. This cache block address later is used as the location within the cache module 220 where the retrieved memory block corresponding to the unmatched MB identifier 530 will be stored. Unlike the 'hit' situation, in the 'miss' situation the TRC 330 is not incremented by 1. Rather, the current value of the TRC 330 is incorporated into the retrieval tag signal and the TRC 330 is set back to 1. This TRC value represents the number of consecutive 'hits' before the address controller 310 identified the 'miss' situation. The transmit tag signal for the 'miss' situation includes the texel identifier 520, the cache block address corresponding to the texel identifier 520, and a 'miss' marker. The 'miss' marker is used to identify those transmit tag signals, which correspond to memory blocks that must be retrieved from the memory module 140. Both the retrieval tag signal and the transmit tag signal then are appended to the end of the cache buffer 335 and the transmit buffer 345, respectively.

Figure 4 illustrates a detailed view of the controller module 290 of the TCM 130. The controller module 290 includes a retrieval controller 410, a transmit controller 430, a data

5

reference counter (DRC) 440 and a status module 450. The DRC 440 records the number of consecutive transmit tag signals having a 'hit' marker, which are transmitted to the cache module 220. In this embodiment, the DRC 440 is an 8-bit counter and the status module 450 is a table where each cache block address is associated with a logic state (e.g., "read only" logic state or "write only" logic state).

The transmit controller 430, which is coupled to the transmit buffer 350, the DRC 440 and the status module 450, controls when the texels within a memory block, which correspond to the transmit tag signals at the top of the transmit buffer 350, are further processed by the TCM 130. In the preferred embodiment, the transmit controller 430 is a state machine, which is either a software program executed by a CPU of an Intel-based personal computer, or alternatively comprises hardware components organized to implement such a state machine. If the transmit tag signals relating to a specific pixel both contain a 'hit' marker and are the next signals to be transmitted by the transmit buffer 350 as well as the logic state in the status module 450 of the corresponding cache blocks is set to the 'read only' state, the transmit controller 430 triggers the transmit buffer 350 to transmit the transmit tag signals to the cache module 220. The cache module 220 then transmits the texels corresponding to the transmit tag signals to the TFM 180. At approximately the same time, the transmit controller 430 also increments by one the DRC 440, which is initially set to a value of 0. If at least one of the transmit tag signals, which is at the top of the transmit buffer 350 and is associated with a specific pixel identifier 510, contains a 'miss' marker, the transmit controller 430 does not immediately trigger the transmit buffer 350 to transmit the transmit tag signals to the cache module 220. Rather, the retrieval controller 410 will change the logic states of the cache blocks from the 'read only' to the 'write only' state and will trigger the retrieval of the memory block from the retrieval buffer 260. Upon detecting the

13

10

20

change of the logic state to 'write only', the transmit controller 430 changes the logic state back to the 'read only' state, increments the DRC by 1 and triggers the transmit buffer 350 to transmit the transmit tag signals, which are needed for pixel composition, to the cache module 220.

The retrieval controller 410 is coupled to the retrieval buffer 260, the cache buffer 340, the DRC 440 and the status module 450. In the preferred embodiment, the retrieval controller 410 is a state machine, which is a software program executed by a CPU of an Intel-based personal computer, or alternatively comprises hardware organized to implement such a state machine. The retrieval controller 410 is responsible for synchronizing the writing of memory blocks within the cache block 220 by changing the logic state associated with a specific cache block within the status module 450 from 'read only' to 'write only'. In particular, the retrieval controller 410 waits for the memory block corresponding to the retrieval tag signal to be received by the retrieval buffer 260 from the memory module 140. Once received, the retrieval controller 410 compares the current DRC value with the TRC value within the retrieval tag signal. When this TRC value is greater than 0 and less than the DRC value, the retrieval controller 410 pauses. When the DRC value is greater than or equal to the TRC value and the retrieval buffer 260 is not empty, the retrieval controller 410 sets the logic state corresponding to the cache block address to 'write only' and sets the DRC value back to 0.

As discussed above, the changing of the logic state to 'write only' will result in the retrieval controller 410 triggering the cache buffer 340 to transmit the retrieved memory block at the top of the retrieval buffer 260 to the data formatter 255 for reformatting. The data formatter 255 then transmits the reformatted memory block to the cache module 220 where the memory block is stored in the cache block corresponding to the retrieval tag signal. Once the memory block is stored within the cache module 220, the transmit controller 430 responds to the change

in the logic state to 'write only' by changing the logic state of the cache block back to 'read only'. Even though this entire technique may have the risk of possibly overwriting memory blocks containing texels, which may be needed at a later time, the amount of latency avoided by this technique far outweighs the slight delay that is attributable to having to re-retrieve these memory blocks.

The foregoing description of the preferred embodiment has been presented for purposes of illustration and description. It is not intended to be exhaustive nor to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. For example, tri-linear filtering, rather than bi-linear filtering can be supported by an alternative embodiment of the present invention. The preferred embodiment was chosen and described to best explain the principles of the invention and its practical application to thereby enable others skilled in the art to best utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. The system and method, however, can be used in any other situation where a bandwidth bottleneck hinders the efficient processing of large amounts of data. It is intended that the scope of the invention be defined by the claims and their equivalents.

CLAIMS

What is claimed is:

1	1.	A non-stalled requesting system comprising:
2		a first storage device for storing a plurality of texels;
3		a second storage device coupled to the first storage device for storing a first texel of the
4	plural	ity of texels;
5		a third storage device for storing an association between a first identifier signal and the
6	first to	exel;
7		a first logic device coupled to the second storage device and the third storage device for
8	respo	nding to a second identifier signal matching the first identifier signal by triggering the
9	transr	mission of the first texel from the second storage device and for responding to the second
10	signa	not matching the first identifier signal by retrieving a second texel of the plurality of texels
11	from	the first storage device; the second texel having an association with the second identifier
12	signa	1.

- 2. The system of claim 1 further comprising:
- a second logic device coupled to the first logic device for synchronizing the transmission
 of the first texel from the second storage device.
- 1 3. The system of claim 1 further comprising:
- a third logic device coupled to the first logic device for synchronizing the storing of the
 second texel in the second storage device.

- 1 4. The system of claim 2 further comprising:
- a fourth storage device coupled to second logic device for storing an association between
- 3 the second storage device and a plurality of logic states.
- 1 5. The system of claim 1 further comprising:
- a first counter coupled to the first logic device for responding to the second identifier
- 3 signal matching the first identifier signal by changing a first value to a second value.
- 1 6. The system of claim 2 further comprising:
- 2 a second counter coupled to the second logic device for responding to the transmission of
- 3 the first texel by the second storage device by changing a third value to a fourth value.
- 7. The system of claim 5 further comprising:
- 2 a second counter for responding to the transmission of the first texel by the second
- 3 storage device by changing a third value to a fourth value; and
- a third logic device coupled to the first logic device and to the second counter for
- 5 responding to the fourth value having a value at least as large as the second value by triggering
- 6 the storing of the second texel in the second storage device.
- 1 8. The system of claim 1 further comprising:
- 2 a second logic device coupled to the second storage device for controlling the
- 3 transmission of the first texel from the second storage device;
- a third logic device coupled to the second storage device for triggering the storing of the
- 5 second texel in the second storage device; and

- a third storage device coupled to the second logic device and the third logic device for synchronizing the transmission of the first texel and the storing of the second texel.
- 1 9. The system of claim 3 further comprising:
- 2 a first buffer coupled to the first storage device, the second storage device and the third
- 3 logic device for delaying the storing of the second texel in the second storage module until the
- 4 third logic device triggers the storing of the second texel in the second storage device.
- 1 10. The system of claim 9 wherein the first buffer is a first in, first out queue.
- 1 11. A method for requesting texels, the method comprising the steps of:
- 2 storing the plurality of texels in a first storage device;
- 3 storing a first texel of the plurality of texels in a second storage device;
- storing an association between a first identifier signal and the first texel;
- 5 responding to a second identifier signal matching the first identifier signal by triggering
- 6 the transmission of the first texel from the second storage device; and
- 7 responding to the second identifier signal not matching the first identifier signal by
- 8 retrieving a second texel of the plurality of texels, having an association with the second
- 9 identifier signal, from the first storage device.
- I 12. The method of claim 1 comprising the additional step of:
- 2 synchronizing the transmission of the first texel from the second storage device.
- 1 13. The method of claim 1 comprising the additional step of:
- 2 synchronizing the storing of the second texel in the second storage device.


- 1 14. The method of claim 12 comprising the additional step of:
- 2 storing an association between the second storage device and a plurality of logic states.
- 1 15. The method of claim 11 comprising the additional step of:
- 2 responding to the second identifier signal matching the first identifier signal by changing
- 3 a first value to a second value.
- 1 16. The method of claim 12 comprising the additional step of:
- 2 responding to the transmission of the first texel by the second storage device by changing
- 3 a third value to a fourth value.
- 1 17. The method of claim 15 comprising the additional step of:
- 2 responding to the transmission of the first texel by the second storage device by changing
- 3 a third value to a fourth value; and
- 4 responding to the fourth value having a value at least as large as the second value by
- 5 triggering the storing of the second texel in the second storage device.
- 1 18. The method of claim 11 comprising the additional step of:
- 2 controlling the transmission of the first texel from the second storage device;
- 3 triggering the storing of the second texel in the second storage device; and
- 4 synchronizing the transmission of the first texel and the storing of the second texel.
- 1 19. The method of claim 13 comprising the additional step of:
- delaying the storing of the second texel in the second storage module until the third logic
- 3 device triggers the storing of the second texel in the second storage device.


- 1 20. The method of claim 19 wherein the delay the storing of the second texel comprises the
- 2 additional step of:
- 3 transmitting the second texel, which was received prior to a third texel, before
- 4 transmitting the third texel.

10

ABSTRACT

A caching system for increasing the operation concurrency between a cache module and a memory module by comparing received memory block identifiers, which correspond to texels needed for pixel composition, with memory block identifiers corresponding to texels locally stored within the cache module. If the received memory block identifiers match the memory block identifiers corresponding to locally cached texels, the system transmits these texels to a texture filter unit for pixel composition. If the received memory block identifiers do not match memory block identifiers corresponding to the locally cached texels, the system retrieves these texels from the memory module as fast as possible and then updates the cache module with the new texels. A plurality of first in, first out buffers are used to assist a controller module with synchronizing the transmission of the texels from the cache module and the overwriting of the texels received from the memory module into the cache module. Once locally cached, these texels also are transmitted to the texture filter unit for pixel composition.









FIGURE 3






FIGURE 5



PTO/SB/01 (6-95) (modified)
Approved for use through 10/31/96 OMB 0651-0032
Patent and Trademark Office: U S DEPARTMENT OF COMMERCE

0010/PT Rev. 6/9		L.S. Department of Patent and Trader		Attorney Docket 1	Number	3157	3157					
				First Named Inve	ntor	Dong-Ying	; Kuo					
	DECLARA	TION FO	R		CO	MPLETE IF KN	OWN					
	UTILITY O	OR DESIG	N	Application Num	Application Number Not Yet Known							
				Filing Date		April 9, 199	98					
				Group Art Unit	Group Art Unit Not Yet Known							
[X]	Declaration O Submitted with Initial Filing	Su	claration bmitted after tial Filing	Examiner Name		Not Yet Kr	10WN					
I believ	idence, post office addres we I am the original, first a names are listed below) of N	and sole invento f the subject ma	r (if only one na tter which is clai	me is listed below) or	an original patent is sou	ight on the inven	tion entitled					
the spe	ecification of which		(Title of the	: Invention)								
i .	attached hereto OR		(**************************************	,								
[] v	was filed on (MM/DD/YY	YY) [<u> </u>] as United States Ap	plication N	umber or PCT In	ternational					
	ation Number [
I hereb	by state that I have reviewed by any amendment spe	ed and understa	nd the contents of	of the above identified	l specificati	on, including the	claims, as					
I ackno	owledge the duty to disclosations. § 1 56			d to patentability as d	efined in Ti	tle 37 Code of Fe	ederal					
for pa States	by claim foreign priority latent or inventor's certificate of America, listed below any PCT international app	te, or § 365 (a) and have also i	of any PCT inter dentified below,	mational application v by checking the box,	vhich design any foreign	nated at least one application for p	country other the	r's certificate,				
Prior	Foreign Application	Count	, I	oreign Filing Date		riority		py Attached?				
ļ	Number(s)		(MM/DD/YYYY)	Not	Claimed	YES	NO				
								[]				
		1						[] []				
1						1 1	[]	11				
11	Additional foreign appl	ication number	rs are listed on	a supplemental pri	ority sheet	attached hereto): 	l <u>I</u>				
I here	eby claim the benefit und	der Title 35, U						d below.				
	Application Number	r(s)	Filing I	Date (MM/DD/YYYY)		nal provisional					
							cation numbers a					
						listed on a supplemental						
1						sheet	attached hereto					



DECLA		Page 2											
I hereby claim the benefit under Ti international application designating claims of this application is not disting the first paragraph of Title 35, Unit patentability as defined in Title 37, prior application and the national of	ng the United closed in the ted States Code of Fe	d States e prior U ode § 11 deral Re	of Am Jnited 12, I ac egulati	nerica, l States eknowl ions § 1	isted below PCT in edge the .56 which	ow a ntern duty th bec	nd, inso ational to discl came av	ofar as t applica lose inf	he sub tion ir ormati	ject m the m ion wh	natter of nanner p nich is n	each of provided naterial t	the by o
U.S. Parent Application	PCT F				Parent F					Parent	Patent 1	Number	
Number	Num				(MM/DI						applica		l
								···					
Additional U.S. or PCT international application numbers are listed on a supplemental priority sheet attached hereto.													
As a named inventor, I hereby app business in the Patent and Tradem	oint the foll ark Office c	owing a	ttorney	y(s) and with:	d/or agen	t(s) t	o prose	cute thi	s appl	ication	n and to		
Name		-	istratio umber				N	lame				Registi Num	
Greg T. Sueoka Sanjay Prasad Leif Sloan		3	3,800 6,247 7,942										
Additional attorney(s) and/o	r agent(s) ns	amed on	a sun	nlemen	tal sheet	attac	hed her	eto					
Please direct all correspondence to:			Gr Fenwi Two P	eg T. S ick & V Palo Al	ueoka Vest LLI to Squar A 9430	P e							
Telephone (650) 858-7194					F	ax	(650)	494-1	417				
I hereby declare that all statements are believed to be true; and further made are punishable by fine or imp false statements may jeopardize the Name of Sole or First Investigation.	that these startisonment, or validity of t	tements or both, u the applic	were r inder S cation	nade w ection or any p	ith the kn 1001 of T	owle itle 1 ued tl	dge that 8 of the hereon.	willful United	false s States	code Code	ents and and that	the like	so
Given Dong-Ving		Mıddle Initial	<u> </u>		Family Name	Ku			_			Suffix e.g. Jr	
Name Dong Ting Inventor's Signature		Illitiai			.vaiiic	<u>i</u>		Date				g. 31	
Residence: City Pleasanton		S	state	CA	Count	try	U.S.A			Citize	enship	U.S.A	۸.
Mailing Address 7857 Olive	Court												
Mailing Address										_			
City Pleasanton			State	CA	Zip	94	588		Count	ry	U.S.A.		
[X] Additional inventors are being	g named on	supplen	nental	sheet(s) attache	d her	eto						

+

		DECLARATION		ADDITIONAL INVENTOR(S) Supplemental Sheet											
Name o	f Additi	onal Joint Inventor	r, if a	ny:	[] A	petitio	n ha	n has been filed for this unsigned inventor						
Given Name	Zhou		Mid Initia				amily ame	Но	ng				1 -	Suffix g. Jr.	
Inventor's Signature					-					Date					
Residence	e: City	San Jose		State	CA		Country U.S.A. Citizenship					zenship	P.R.	China	
Mailing A	Address	311 Checkers Drive,	#208												
Mailing A	Address						· ·								
City S:	City San Jose			State	CA	4	Zıp	95	133		Coun	try	U.S.A.		
Name o	of Addit	ional Joint Inventor	r, if a	ny:	[] /	A petitio	n ha	is been f	iled fo	r this	unsig	ned inve	ntor	
Given Name Randy Midd						1	amıly iame	Zh	20				1	Suffix e g. Jr.	
Inventor's Signature										Date					
Residence	Residence: City Fremont St						Counti	ry	94539			Citi	zenship	Chin	a
Mailing Address 40338 San Sebastian Place															
Mailing A	Address														
City F	remont			State	e C	A	Zip	94	539		Coun	try	U.S.A.	_	
Name o	of Addit	ional Joint Invento	r, if a	iny:	[] A	A petitio	n ha	as been 1	filed fo	r this	unsig	gned inve	ntor	
Given Name	Roger		Mid Initi			Family Name Niu			น					Suffix e.g. Jr.	
Inventor's											Date				
Signature	-									Date					
Signature Residenc	e	San Jose		State	CA		Count	ry	U.S.A			Citi	zenship	U.S.A	.
	e ce: City	San Jose 1061 Harlan Drive		State	CA		Count	ry	U.S.A			Citi	zenship	U.S.A	\.
Residenc	e ce: City Address	<u> </u>		State	CA		Count	ry	U.S.A			Citi	zenship	U.S.A	λ.
Residence Mailing	e ce: City Address	<u> </u>		State			Count		U.S.A		Coun		zenship U.S.A.	U.S.A	.
Residenc Mailing A Mailing A City S	ee: City Address Address San Jose	<u> </u>	r, if a	Stat		A	Zip	95	5129		Coun	itry			.
Residenc Mailing A Mailing A City S	ee: City Address Address San Jose of Addit	1061 Harlan Drive	r, if a	State		A F	Zip	95	5129 as been		Coun	itry	U.S.A.		\
Residence Mailing A City S Name of Given	ee: City Address Address San Jose Of Addit Poornac	1061 Harlan Drive	Mic	State		A F	Zip A petition	95 on ha	5129 as been		Coun	itry	U.S.A.	entor Suffix	\.
Residence Mailing A City S Name C Given Name Inventor	Address Address Address Address For Addit Poornad 's e	1061 Harlan Drive	Mic	State	e C	A F	Zip A petition	95 On ha	5129 as been	filed fo	Coun	unsış	U.S.A.	entor Suffix	
Residence Mailing A City S Name C Given Name Inventor' Signature	Address Address Address Address For Addit Poornad 's e ce: City	1061 Harlan Drive ional Joint Invento	Mic Init	State State	e C	A F	Zip A petitic	95 On ha	5129 as been	filed fo	Coun	unsış	U.S.A.	ntor Suffix e.g. Jr.	
Residence Mailing A City S Name C Given Name Inventor' Signature Residence	Address Address Address Address Address Address Control Contro	1061 Harlan Drive ional Joint Invento chandra Santa Clara	Mic Init	State State	e C	A F	Zip A petitic	95 On ha	5129 as been	filed fo	Coun	unsış	U.S.A.	ntor Suffix e.g. Jr.	
Residence Mailing A City S Name C Given Name Inventor' Signature Residence Mailing A City S	ee: City Address Address San Jose Of Addit Poornace: City Address Address Address Address	ional Joint Invento chandra Santa Clara 3131 Homestead Ro	Mid Init	State A State	e CA	A F N	Zip A petitic Samily Name Count	95 Ra	5129 as been ao U.S.A	filed fo	Coun	unsig Citi	U.S.A.	ntor Suffix e.g. Jr.	

+

	DECLARATION								ADDITIONAL INVENTOR(S) Supplemental Sheet								
Name of	Addit	ional Joint Inventor	, if an	ıy:] A	A petitio	n ha	s been i				ned inver	itor			
Given	Lin		Middl Initial	le			amily Iame	Ch	en		Suffix e g Jr.						
Inventor's Signature										Date							
Residence:	City	Sunnyvale		State	C	A	Country U.S.A. Citizenship P.S.							P.R. C	hina		
Mailing Ad	ldress	639 Caliente Drive, #	6														
Mailing Ad	ldress																
City Su	nnyvale			Stat	е (A	Zip	94	086	(Count	try	U.S.A.				
Name of Additional Joint Inventor, if any: A petition has been filed for this unsigned inventor																	
Given Name Jeremy Middle Initial							amily Jame	Al	ves					Suffix eg. Jr.			
Inventor's Signature						_				Date							
Residence: City Mountain View State					c	A	Count	ry	94041			Citi	zenship	U.S.A.			
Mailing Ac	ddress	600 Rainbow Drive,	#160														
Mailing Ac	dress						1	T									
City Mo	ountain	View		Stat	te (CA	Zip	94	O4041 Country				U.S.A.				
Name of	Addit	ional Joint Invento	r, if ar	ny:			A petitio	on ha	as been	filed for	r this	unsig	gned inve	ntor			
Given Name			Midd Initia			Family Suffix e g. Jr.											
Inventor's Signature										Date							
Residence:	City			State	;		Count	ry				Citi	zenship				
Mailing A	ddress						_										
Mailing A	ddress																
City				Stat	te		Zip				Coun	try					
Name of	Addit	ional Joint Invento	r, if a	ny:		[]	A petitio	on ha	as been	filed for	r this	unsig	gned inve	ntor			
Given Name			Midd Initia	1 h			amily Name							Suffix e g. Jr.			
Inventor's Signature			-	•		•				Date							
Residence	. City			State	•		Count	try				Citi	izenship				
Mailing A	ddress																
Mailing A	ddress																
City		entors are being named o		Sta			Zip				Coun	try					

